Claiming to be able to reduce design compile times by a factor of five, Xilinx has launched the Vivado ML Editions tool suite. The latest addition to the company’s Vivado tool suite is believed to be the first FPGA EDA tool suite based on machine learning (ML) optimisation algorithms. In addition to faster compile times, ...

This story continues at Xilinx adds machine learning optimisation to Vivado to accelerate design cycle

Or just read more coverage at Electronics Weekly