Imperas has extended its Risc-V reference model and simulator to cover forthcoming vector instructions and to support coverage-driven verification analysis. Called riscvOVPsim, the enhanced version including a vector test suite is freely available for commercial use from Open Virtual Platforms, and a base version is available free from GitHub. “The upcoming ratification of the Risc-V vector instruction ...

This story continues at riscvOVPsim gets Risc-V vector instructions

Or just read more coverage at Electronics Weekly