Typically, verication is done by synthesising RTL and running it to see how well it performs against the performance specification that were defined at the start of the design. By adjusting the design, the performance is improved with each RTL run but each iteration can take weeks to effect. Sondrel has developed a methodology that ...

This story continues at Tweaking parameters on a simulation model to judge final performance spec

Or just read more coverage at Electronics Weekly