It is important to model an SoC well in advance to avoid costly over design or insufficient performance and to create a hardware emulation on which representative end user applications can be run. Detailed architectural modelling provides reasonableestimates of the performance, power, memory resources, andthe NoC (Network on Chip) configuration that will be required along ...

This story continues at Sondrel modelling flow cuts ASIC modelling time from months to days

Or just read more coverage at Electronics Weekly