U-Blox M9 meter-level positioning technology features GNSS chip

The U-Blox M9 global positioning technology platform, targeting automotive, telematics, and UAV applications, is now available. Using the GNSS chip, UBX-M9140, the M9 technology platform and the Neo-M9N, the first module based on the platform, can receive signals from up to four GNSS constellations (GPS, Glonass, Beidou, and Galileo) concurrently, in order to achieve positional ...

This story continues at U-Blox M9 meter-level positioning technology features GNSS chip

Or just read more coverage at Electronics Weekly

Cadence 3D-IC packaging integration flow certified by Samsung Foundry

Cadence Design Systems’ 3D-IC advanced packaging integration flow has achieved certification for the Samsung Foundry MDI (multi-die-integration) packaging flow based on the 7nm low power process (7LPP) technology. The reference flow was developed in close collaboration with Samsung Foundry to provide mutual customers with a full planning, implementation and analysis flow for 3D multi-die packages. ...

This story continues at Cadence 3D-IC packaging integration flow certified by Samsung Foundry

Or just read more coverage at Electronics Weekly

Murata claims highest power-density with PQU650 series

Murata has announced the PQU650 series of open-frame, 650W-rated ac-dc power supplies. The firm claims its PQU650 series offers the highest power-density product on the market, with forced air- and convection-cooled ambient ratings. The power supplies offer standard features including wide output voltage adjustment range, auxiliary power rails and a high transient capability. Measuring 6×4″ ...

This story continues at Murata claims highest power-density with PQU650 series

Or just read more coverage at Electronics Weekly

Tunnelling transistor offers logic and power on the same easy-to-make IC

Only eight lithography masks to create a low-power custom logic chips, compared with 20+ for CMOS, is the claim of Nottingham-based fabless chip start-up ‘Search For The Next’ (SFN). As such, production lead time is reduced – the target is two weeks by December 2020, according to company CEO David Summerland. Using just those eight layers, he ...

This story continues at Tunnelling transistor offers logic and power on the same easy-to-make IC

Or just read more coverage at Electronics Weekly

ADI employee outreach initiatives boost STEM in Limerick

Analog Devices’ STEM outreach programme is initiated and run entirely by employees at all levels of the organisation. From the company’s robotics competition, to introducing its in-house designed “superhero story” book to both English speaking schools and as gaeilge (in Irish) to Gaelscoileanna, to inspiring local teenagers to participate in the Young Scientist exhibition, to ...

This story continues at ADI employee outreach initiatives boost STEM in Limerick

Or just read more coverage at Electronics Weekly

Nu Quantum raises £650,000 pre-seed round

Nu Quantum, the Cambridge quantum photonics startup, has achieved a £650,000 pre-seed investment round.  The over-subscribed round was led by Amadeus Capital Partners, with participation from IQ Capital, Ahren Capital, Cambridge Enterprise and Martlet Capital, the investment arm of Marshall of Cambridge Group. The raise follows eight years of research at the Cavendish Laboratory at ...

This story continues at Nu Quantum raises £650,000 pre-seed round

Or just read more coverage at Electronics Weekly

sureCore PowerMiser now on Samsung 28nm finfet process

sureCore, the Sheffield low-power SRAM IP specialist, says its  PowerMiser  low power SRAM IP is now available for designs targeting the Samsung 28nm FDS process. “As the low power IC design and SRAM IP standard products leader, we’re responding to more and more enquiries about the low power consumption capabilities of silicon-on-insulator technology,” says CEO Paul Wells. ...

This story continues at sureCore PowerMiser now on Samsung 28nm finfet process

Or just read more coverage at Electronics Weekly

FPGAs with NIST CAVP certification

Lattice is sampling its MachXO3D FPGAs for secure system control which have received the National Institute of Standards and Technology’s (NIST) Cryptographic Algorithm Validation Program (CAVP) certification. CAVP validates that critical MachXO3D cryptographic algorithms are compliant with Federal Information Processing Standards (FIPS), the U.S. federal government’s standard for cryptographic software. By complying with both the ...

This story continues at FPGAs with NIST CAVP certification

Or just read more coverage at Electronics Weekly

$99 LoRa development packs

ST has introduced two $99 ready-to-use development packs that enable designers to utilise LoRa’s long-range, low-power wireless IoT connectivity for tracking, positioning, metering, and other applications. The two packs provide a complete LoRaWAN development chain including gateway and end-node boards, firmware, and tools, leveraging ST’s convenient and proven STM32* Nucleo evaluation boards. Catering separately for regions ...

This story continues at $99 LoRa development packs

Or just read more coverage at Electronics Weekly