Applied Materials has  introduced a new technology that claims to remove a critical bottleneck to continued 2D scaling in foundry-logic nodes. Applied’s Selective Tungsten process technology removes the contact resistance bottleneck that impedes transistor power and performance scaling in advanced foundry-logic<. The technology gives chipmakers a new way to build transistor contacts, which are the ...

This story continues at Applied cracks bottleneck

Or just read more coverage at Electronics Weekly