To gain at least an 18 month advantage in getting a product to market, Verific Design Automation builds SystemVerilog, UPF and VHDL parser platforms which accelerates the production cycle because the RTL front end is immediately accepted by the semiconductor industry, says the company. It offers parsers, analysers and elaborators for SystemVerilog IEEE 1800-2005 / ...

This story continues at Parser platform lets designers innovate

Or just read more coverage at Electronics Weekly