The Agency for Science, Technology and Research’s (A*STAR) Institute of Microelectronics (IME) and Soitec are to develop and integrate a new layer transfer process within advanced wafer level multi-chip packaging techniques. Based on the combination of IME’s Fan-Out Wafer Level Packaging (FOWLP) and 2.5D Through Silicon Interposer (TSI) technologies with Soitec’s Smart Cut technology, the ...

This story continues at A*STAR and Soitec combine on packaging development

Or just read more coverage at Electronics Weekly