Moortec, the Plymouth specialist in PVT IP, has developed a PVT IP  for TSMC’s 40nm ULP CMOS technology. By detecting process variability for each chip manufactured and monitoring the dynamic changes to temperature and voltage supply conditions, the IP can be used to enable continuous Dynamic Frequency and Voltage Scaling (DVFS) and Adaptive Voltage Scaling ...

This story continues at Moortec puts PVT IP on 40nm

Or just read more coverage at Electronics Weekly